# Microprocessor Circuit

Sync

FLIP *(Video Inverse Enable)* - Microprocessor-generated signal clocked by Address Decode OUT0, used in Missile Command Cocktail game only. High FLIP reverses count output of vertical sync signal and relocates VSYNC signal, inverting Missile Command game video picture. Cocktail game must have -02 or later Program Memory installed.

3INH *(Third-color bit Inhibit)* - Sync generated signal that, when high, prohibits a 3rd-color bit output from the Picture Bit Converter circuit in the video output. 3INH goes low during the last 32 scan lines (cities area) of the video display.

**RAS** *(Row-Address Strobe)* - See Dynamic RAM (DRAM) Sheet 2, Side A.

DEADSEL *(Address Select)* - See Dynamic RAM (DRAM) Sheet 2, Side A for description of signal.

CAS *(Column-Address Strobe)* - See Dynamic RAM (DRAM) Sheet 2, Side A.

RESET - Instruction to microprocessor stating that either power is initally being applied to PCB or something has gone wrong. During initial powerup RC time constant of resistor R3 and capacitor C20 holds RESET low until +5V stabilizes. During normal operation counter D4 is reset by WDOG Address Decode before D4 reaches count of 8.

16FLIP - See FLIP signal description.

IRQ *(Interrupt Request)* - Sync-generated signal clocked by microprocessor SYNC pulse output.

SYNC - Signals generated directly from the microprocessor that indicates the microprocessor is fetching an instruction.

ΦX *(Phase X)* - Sync-generated signal equivalent to 2H (1.25 MHz) except during the last 32 scan lines (cities area) of the video display. At this time ΦX (0.625 MHz) pulses high on every other high pulse of 2H.

ΦEXTENDED *(Clock Extend)* - Microprocessor-generated signal that, when high, delays the Φ0 clock input (holds Φ0 high) to the microprocessor while sync is in control of the DRAM during the last 32 scan lines (cities area) of the video display.

Φ0 *(Microprocessor clock input)* - Sync-generated signal, controlled by the microprocessor and sync, that is the basic clock input to the microprocessor.

Address Decoding

PROGSEL0 *(Program Memory Select 0)* - Address decode ANDed with PROGSEL1 that enables the data buffers of one section of Program Memory.

PROGSEL1 *(Program Memory Select 1)* - Address decode ANDed with PROGSEL0 that enables the data buffers of one section of Program Memory.

PROGSEL2 *(Program Memory Select 2)* - Address decode that enables the data buffers of one section of Program Memory.

NWO - Address decode ORed with READ that enables inputs of Trak Ball, and all switch inputs excluding DIP switch R8.

RAM *(Working RAM read/write enable)* - Enables DRAM Write Enable circuit when microprocessor is writing working RAM data into DRAM. Enables Microprocessor Data Input Interface when microprocessor is reading working RAM data from DRAM. See Sheet 2, Side A.

POKEY - Address decode that enables POKEY I/O chip N/P8/9 for audio output and/or DIP switch R8 input.

IN0 *(Input 1 enable)* - See Sheet 2, Side B, Inputs

IN1 *(Input 1 enable)* - See Sheet 2, Side B, Inputs

**IN2** *(Input 2 enable)* - See Sheet 2, Side B, Inputs

READ - Address decode ORed with NWO that enables inputs of Trak Ball, and all switch inputs excluding DIP switch R8.

INTACK *(Interrupt Acknowledge)* - Address decode that clears an IRQ (Interrupt Request) from the input of the microprocessor.

COLRAM *(Color RAM Enable)* - See Sheet 2, Side A, Color RAM circuit.

OUT0 *(Output 0 enable)* - See Sheet 2, Side B, Outputs

OUT2 *(Output 2 enable)* - See Sheet 2, Side B, Outputs

TO SHEET 2, SIDE A AND SHEET 2, SIDE B

TO/FROM SHEET 2, SIDE B

Power Input

Program Memory